|
Descripción
|
|
|---|---|
| A cycle-accurate VHDL simulation model for the Xilinx Virtex-4 (and on) FPGA Configuration Layer is presented. This model allows for simulating configuration memory SEU injection and correction dynamics, as well as control logic SEFI recovery, with independence from Application Layer. Scrubber designs can be efficiently simulated, together with one or more instances of this model, prior to hardware implementation. This significantly improves design observability and simplifies the validation of such designs. | |
|
Internacional
|
Si |
|
Nombre congreso
|
RADECS |
|
Tipo de participación
|
960 |
|
Lugar del congreso
|
Sevilla, España |
|
Revisores
|
Si |
|
ISBN o ISSN
|
0379-6566 |
|
DOI
|
10.1109/RADECS.2011.6131394 |
|
Fecha inicio congreso
|
27/09/2011 |
|
Fecha fin congreso
|
30/09/2011 |
|
Desde la página
|
182 |
|
Hasta la página
|
185 |
|
Título de las actas
|
12th European Conference on Radiation and Its Effects on Components and Systems (RADECS), 2011 |