Descripción
|
|
---|---|
Synchronization of the carrier frequency o®set (CFO) is a critical task in orthogonal frequency division multiplexing systems. Imperfect estimation of the CFO causes inter-carrier interference (ICI) that severely degrades the performance of the communications system. Although this is a well studied subject at the algorithmic level, more research is needed when considering implementations in real hardware. Translation of an algorithmic speci¯cation to a hardware language is a time consuming task for the designer. This task is more di±cult when the target technology o®ers limited resources, as in the case of ¯eld programmable gate arrays (FPGAs). Some rapid prototyping tools, as System Generator from Xilinx or Synplify DSP from Synopsys Synplicity, are available for the designer to facilitate this task. However, their performance has not been evaluated in the literature. Therefore, the goal of this paper is to present an illustrating example of an implementation methodology using these tools and to evaluate their performance when considering a real design. In particular, several FPGA implementations of a frequency synchronization scheme for the 802.16d (¯xed WiMAX) standard using these rapid prototyping tools are studied and evaluated. The results from the di®erent solutions are analyzed and compared to draw conclusions about their advantages and drawbacks. | |
Internacional
|
Si |
JCR del ISI
|
Si |
Título de la revista
|
Journal of Circuits, Systems and Computers |
ISSN
|
0218-1266 |
Factor de impacto JCR
|
0,264 |
Información de impacto
|
|
Volumen
|
21 |
DOI
|
|
Número de revista
|
7 |
Desde la página
|
1 |
Hasta la página
|
16 |
Mes
|
SIN MES |
Ranking
|