



POLITÉCNICA

INTERNATIONAL  
CAMPUS OF  
EXCELLENCE

COORDINATION PROCESS OF  
LEARNING ACTIVITIES  
PR/CL/001



E.T.S. de Ingenieros de  
Telecomunicacion

# ANX-PR/CL/001-01

## LEARNING GUIDE

### SUBJECT

**93000834 - Engineering Of Systems With Processors**

### DEGREE PROGRAMME

09AQ - Master Universitario En Ingenieria De Telecomunicacion

### ACADEMIC YEAR & SEMESTER

2022/23 - Semester 2

## Index

---

### Learning guide

1. Description.....	1
2. Faculty.....	1
3. Prior knowledge recommended to take the subject.....	2
4. Skills and learning outcomes .....	2
5. Brief description of the subject and syllabus.....	3
6. Schedule.....	5
7. Activities and assessment criteria.....	7
8. Teaching resources.....	8
9. Other information.....	9

## 1. Description

---

### 1.1. Subject details

<b>Name of the subject</b>	93000834 - Engineering Of Systems With Processors
<b>No of credits</b>	6 ECTS
<b>Type</b>	Optional
<b>Academic year of the programme</b>	Second year
<b>Semester of tuition</b>	Semester 4
<b>Tuition period</b>	February-June
<b>Tuition languages</b>	English
<b>Degree programme</b>	09AQ - Master Universitario en Ingenieria de Telecomunicacion
<b>Centre</b>	09 - Escuela Tecnica Superior De Ingenieros De Telecomunicacion
<b>Academic year</b>	2022-23

## 2. Faculty

---

### 2.1. Faculty members with subject teaching role

<b>Name and surname</b>	<b>Office/Room</b>	<b>Email</b>	<b>Tutoring hours *</b>
Pedro Jose Malagon Marzo (Subject coordinator)	B-113	pedro.malagon.marzo@upm. es	W - 13:00 - 14:00

\* The tutoring schedule is indicative and subject to possible changes. Please check tutoring times with the faculty member in charge.

## 3. Prior knowledge recommended to take the subject

---

### 3.1. Recommended (passed) subjects

The subject - recommended (passed), are not defined.

### 3.2. Other recommended learning outcomes

- Basic programming skills
- Basic knowledge on embedded systems
- Basic knowledge on Processor Architecture
- Basic knowledge on Hardware Description Languages (HDL)
- Basic knowledge on GNU/Linux operating system

## 4. Skills and learning outcomes \*

---

### 4.1. Skills to be learned

CE11 - Conocimiento de los lenguajes de descripción hardware para circuitos de alta complejidad.

CE12 - Capacidad para utilizar dispositivos lógicos programables, así como para diseñar sistemas electrónicos avanzados, tanto analógicos como digitales. Capacidad para diseñar componentes de comunicaciones como por ejemplo encaminadores, conmutadores, concentradores, emisores y receptores en diferentes bandas.

CG4 - Que los estudiantes sepan comunicar sus conclusiones y los conocimientos y razones últimas que las sustentan? a públicos especializados y no especializados de un modo claro y sin ambigüedades.

## 4.2. Learning outcomes

RA298 - To describe the design of systems based on microprocessor using block diagrams

RA301 - To design and develop input/output and peripherals of an advanced processor

RA299 - To implement and use software, memory addressing modes and instructions of advanced processors

RA302 - To design and implement new modules in FPGA using HDL

RA304 - To design and implement real world applications using hardware platforms based on advanced processors

RA300 - To specify the software design process for embedded system programming

RA297 - To understand the design of a CPU and the memory unit of an advanced microprocessor

RA296 - To analyse and define advanced processor architectures, coding and programming models

RA303 - To implement applications using a Real-Time operating system running on an advanced processor

\* The Learning Guides should reflect the Skills and Learning Outcomes in the same way as indicated in the Degree Verification Memory. For this reason, they have not been translated into English and appear in Spanish.

## 5. Brief description of the subject and syllabus

---

### 5.1. Brief description of the subject

This course provides the required resources to design and develop complex embedded systems, as well as to improve the designs of these processor-based systems. It allows the students to understand and use advanced design concepts in embedded systems using a programmable System-on-Chip: memory system, controllers, peripherals, operating systems, etc. In addition, it allows designing with restrictions such as consumption, cost, reliability or security.

## 5.2. Syllabus

1. Advanced Processors Architecture: ARM9 with programmable logic
2. Memory Systems: Interfacing memory and DMA
3. Peripherals and controllers: inserting, controlling and debugging AXI IP cores
4. FPGAs: developing and testing custom IP cores
5. HLS: using C++ to generate IP cores
6. Operating Systems: Linux

## 6. Schedule

### 6.1. Subject schedule\*

Week	Classroom activities	Laboratory activities	Distant / On-line	Assessment activities
1	<b>Advanced Processor Architectures</b> Duration: 02:00 Lecture	<b>Lab: simple processors</b> Duration: 02:00 Laboratory assignments		
2	<b>Memory Systems</b> Duration: 02:00 Lecture	<b>Lab: Memory Systems</b> Duration: 02:00 Laboratory assignments		
3	<b>Peripherals and controllers</b> Duration: 02:00 Lecture	<b>Lab: Peripherals and controllers</b> Duration: 02:00 Laboratory assignments		
4	<b>FPGAs</b> Duration: 02:00 Lecture	<b>Lab: HDL design on FPGAs</b> Duration: 02:00 Laboratory assignments		
5	<b>HLS: hardware designed from C++</b> Duration: 02:00 Lecture	<b>Lab: hardware designed from C++</b> Duration: 02:00 Laboratory assignments		
6	<b>Operating Systems: Linux</b> Duration: 02:00 Lecture	<b>Lab: Operating Systems: Linux</b> Duration: 02:00 Laboratory assignments		
7	<b>Operating Systems: Linux</b> Duration: 02:00 Lecture	<b>Lab: Operating Systems: Linux</b> Duration: 02:00 Laboratory assignments		
8		<b>Lab: Final project development</b> Duration: 03:00 Laboratory assignments		<b>Lab evaluation</b> Other assessment Continuous assessment Not Presential Duration: 01:00
9		<b>Lab: Final project development</b> Duration: 04:00 Laboratory assignments		
10		<b>Lab: Final project development</b> Duration: 04:00 Laboratory assignments		
11		<b>Lab: Final project development</b> Duration: 04:00 Laboratory assignments		
12		<b>Lab: Final project development</b> Duration: 04:00 Laboratory assignments		
13		<b>Lab: Final project development</b> Duration: 04:00 Laboratory assignments		

14		<b>Lab: Final project development</b> Duration: 04:00 Laboratory assignments		
15		<b>Final project: integration</b> Duration: 04:00 Additional activities		<b>Exposition of the final project</b> Group presentation Continuous assessment Presential Duration: 02:00  <b>Theory test/final project</b> Group presentation Final examination Presential Duration: 02:00
16				
17				

Depending on the programme study plan, total values will be calculated according to the ECTS credit unit as 26/27 hours of student face-to-face contact and independent study time.

\* The schedule is based on an a priori planning of the subject; it might be modified during the academic year, especially considering the COVID19 evolution.



## 7. Activities and assessment criteria

### 7.1. Assessment activities

#### 7.1.1. Assessment

Week	Description	Modality	Type	Duration	Weight	Minimum grade	Evaluated skills
8	Lab evaluation	Other assessment	No Presential	01:00	60%	/ 10	CE12 CE11
15	Exposition of the final project	Group presentation	Face-to-face	02:00	40%	4 / 10	CG4

#### 7.1.2. Global examination

Week	Description	Modality	Type	Duration	Weight	Minimum grade	Evaluated skills
15	Theory test/final project	Group presentation	Face-to-face	02:00	100%	5 / 10	CG4 CE12 CE11

#### 7.1.3. Referred (re-sit) examination

Description	Modality	Type	Duration	Weight	Minimum grade	Evaluated skills
Theory test/final project	Group presentation	Face-to-face	02:00	100%	5 / 10	CG4 CE12 CE11

## 7.2. Assessment criteria

The lab exercises during the first part of the semester are to be evaluated considering:

- Completeness
- Understanding of the technology

There is no concrete test or written exam for this part, but just providing the completed exercises and with an interview.

In the exposition the capacity of communication, technical debate and synthesis will be evaluated.

In compliance with the Evaluation Regulations of the Universidad Politecnica de Madrid, students can be evaluated considering only the final project. The final exam includes presenting the results of a proposed final project.

## 8. Teaching resources

---

### 8.1. Teaching resources for the subject

Name	Type	Notes
Web pages	Web resource	Scientific papers and relevant industry documentation linked in the moodle web page of this course
Main Book	Bibliography	Pong P. Chu, "RTL hardware design using VHDL", John Wiley & Sons, 2006
Complementary Book	Bibliography	Tammy Noergaard, "Embedded Systems Architecture: A Comprehensive Guide for Engineers and Programmers", 2nd edition, Newnes, 2013

## 9. Other information

---

### 9.1. Other information about the subject

The course uses the platform Zybo and the Vivado HLx Design Suite.

The students select the topic of the project. In order to offer them relevant topics, the course introduces the following SDG (Sustainable Development Goals):

- SDG 3: Health:

\* 3.6 By 2020, halve the number of global deaths and injuries from road traffic accidents.

- SDG 6: Clean Water and Sanitation

6.6 By 2020, protect and restore water-related ecosystems, including mountains, forests, wetlands, rivers, aquifers and lakes

- SDG 9: Industries, Innovation and Infrastructure

9.4 By 2030, upgrade infrastructure and retrofit industries to make them sustainable, with increased resource-use efficiency and greater adoption of clean and environmentally sound technologies and industrial processes, with all countries taking action in accordance with their respective capabilities

- SDG 11: Cities:

\* 11.6 By 2030, reduce the adverse per capita environmental impact of cities, including by paying special attention to air quality and municipal and other waste management