Descripción
|
|
---|---|
The simulation of complex LoC (Lab-on-a-Chip) devices is a process that requires solving computationally expensive partial di?eren- tial equations. An interesting alternative uses arti?cial neural networks for creating computationally feasible models based on MOR techniques. This paper proposes an approach that uses arti?cial neural networks for designing LoC components considering the arti?cial neural network topology as an isomorphism of the LoC device topology. The parameters of the trained neural networks are based on equations for modeling mi- cro uidic circuits, analogous to electronic circuits. The neural networks have been trained to behave like AND, OR, Inverter gates. The parame- ters of the trained neural networks represent the features of LoC devices that behave as the aforementioned gates. This would mean that LoC devices universally compute. | |
Internacional
|
Si |
Nombre congreso
|
International Work Conference in Artificial Neural Networks (IWANN) |
Tipo de participación
|
960 |
Lugar del congreso
|
|
Revisores
|
Si |
ISBN o ISSN
|
|
DOI
|
|
Fecha inicio congreso
|
|
Fecha fin congreso
|
|
Desde la página
|
|
Hasta la página
|
|
Título de las actas
|