Memorias de investigación
Capítulo de libro:
Suitability of Artificial Neural Networks for Designing LoC Circuits
Año:2011

Áreas de investigación
  • Ciencias de la computación y tecnología informática

Datos
Descripción
The simulation of complex LoC (Lab-on-a-Chip) devices is a process that requires solving computationally expensive partial differential equations. An interesting alternative uses artificial neural networks for creating computationally feasible models based on MOR techniques. This paper proposes an approach that uses artificial neural networks for designing LoC components considering the artificial neural network topology as an isomorphism of the LoC device topology. The parameters of the trained neural networks are based on equations for modeling microfluidic circuits, analogous to electronic circuits. The neural networks have been trained to behave like AND, OR, Inverter gates. The parameters of the trained neural networks represent the features of LoC devices that behave as the aforementioned gates. This would mean that LoC devices universally compute.
Internacional
Si
DOI
10.1007/978-3-642-21501-8_38
Edición del Libro
Editorial del Libro
Springer Berlin Heidelberg
ISBN
978-3-642-21500-1
Serie
Título del Libro
Advances in Computational Intelligence
Desde página
307
Hasta página
314

Esta actividad pertenece a memorias de investigación

Participantes

Grupos de investigación, Departamentos, Centros e Institutos de I+D+i relacionados
  • Creador: Departamento: Inteligencia Artificial
  • Departamento: Lenguajes, Proyectos y Sistemas Informáticos
  • Grupo de Investigación: Grupo de Computación Natural