Memorias de investigación
Artículos en revistas:
Complexity Analysis of an HEVC Decoder based on a Digital Signal Processor
Año:2013

Áreas de investigación
  • Tecnología electrónica y de las comunicaciones

Datos
Descripción
High Efficiency Video Coding (HEVC) is a new video coding standard created by the JCT-VC group within ISO/IEC and ITU-T. HEVC is targeted to provide the same quality as H.264 at about half of the bit-rate and will replace soon to its predecessor in multimedia consumer applications. Up to now, only a few decoder implementations have been reported, most of them oriented to carry out a complexity analysis. In this paper, a DSP-based implementation of the HEVC HM9.0 decoder is presented. Up to the best of our knowledge, it is the first DSP-based implementation shown in the scientific literature. Several tests have been carried out to measure the decoder performance and the computational load distribution among its functional blocks. These results have been compared with the ones obtained with the decoder implementations reported up to date. Finally, based on the results obtained in previous works regarding software optimization of DSP-based decoders, realtime could be achieved for SD formats with a single DSP after optimizing our HEVC decoder. For HD formats, multi-DSP technology will be needed.
Internacional
Si
JCR del ISI
Si
Título de la revista
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
ISSN
0098-3063
Factor de impacto JCR
0,941
Información de impacto
Volumen
59
DOI
Número de revista
2
Desde la página
391
Hasta la página
399
Mes
MAYO
Ranking

Esta actividad pertenece a memorias de investigación

Participantes

Grupos de investigación, Departamentos, Centros e Institutos de I+D+i relacionados
  • Creador: Grupo de Investigación: Grupo de Diseño Electrónico y Microelectrónico
  • Departamento: Sistemas Electrónicos y de Control