|
Abstract
|
|
|---|---|
| A downsized implementation of a cognitive architecture in an FPGA. Red neuronal integrda en FPGA para el procesado de imágenes | |
|
International
|
Si |
|
Congress
|
SPIE Europe Microtechnologies for the New Millennium |
|
|
960 |
|
Place
|
Gran Hotel Costa Meloneras; Maspalomas; Gran Canaria; Spain |
|
Reviewers
|
Si |
|
ISBN/ISSN
|
9-7808194672188 |
|
|
|
|
Start Date
|
02/05/2007 |
|
End Date
|
|
|
From page
|
|
|
To page
|
|
|
|
|