Observatorio de I+D+i UPM

Descripción
This paper deals with the key issues encountered in testing during the development of high-speed networking hardware systems by documenting a practical method for "real-life like" testing. The proposed method is empowered by modern and commonly available Field Programmable Gate Array (FPGA) technology. Innovative application of standard FPGA blocks in combination with reconfigurability are used as a back-bone of the method. A detailed elaboration of the method is given so as to serve as a general reference. The method is fully characterised and compared to alternatives through a case study proving it to be the most efficient and effective one at a reasonable cost.
Internacional	Si
Nombre congreso
Tipo de participación	960
Lugar del congreso
Revisores
ISBN o ISSN
DOI
Fecha inicio congreso
Fecha fin congreso
Desde la página
Hasta la página
Título de las actas

Esta actividad pertenece a memorias de investigación

• Autor: Vukasin Pejovic . (UPM)
• Autor: Slobodan Bojanic Antonijevic (UPM)
• Autor: Carlos Carreras Vaquer (UPM)

• Creador: Grupo de Investigación: Laboratorio de Sistemas Integrados (LSI)
• Departamento: Ingeniería Electrónica