{"id":11002,"date":"2022-08-16T13:11:04","date_gmt":"2022-08-16T11:11:04","guid":{"rendered":"https:\/\/www.upm.es\/recursosidi\/offers-resources\/sin categor\u00eda\/on-chip-temperature-sensor\/"},"modified":"2022-08-16T13:11:06","modified_gmt":"2022-08-16T11:11:06","slug":"on-chip-temperature-sensor","status":"publish","type":"product","link":"https:\/\/www.upm.es\/recursosidi\/en\/offers-resources\/technological-solutions\/on-chip-temperature-sensor\/","title":{"rendered":"ON-CHIP TEMPERATURE SENSOR"},"content":{"rendered":"<h4>\n                <strong>Brief description of the solution and the added value it delivers<\/strong><br \/>\n            <\/h4>\n<p style='text-align: justify'>A research team from the Universidad Polit\u00e9cnica de Madrid&#8217;s (UPM) School of Telecommunications Engineering has developed an advanced sensor for dynamic thermal management in electronic circuits. Such thermal monitoring is vital for the performance of integrated circuits (chips) and by extension, for the functioning of any type of electronic component or device. The demand for reliability and improved performance in microprocessors applied to computing is growing, with the focus on multiprocessor architectures for computers, graphics processing or advanced mobile devices. The results obtained using this solution show an improvement in power consumption and a reduction in size (key factors in microelectronics) of up to 85% compared to previous solutions.<\/p>\n<h4>\n                <strong>Description of the technological basis<\/strong><br \/>\n            <\/h4>\n<p style='text-align: justify'>\n                <br \/>\n                <img alt='' height='195' src='http:\/\/www.upm.es\/observatorio\/vi\/gestor_general\/recuperar_archivo.jsp?id=15' style='float: left;margin-left: 10px;margin-right: 10px' width='195' \/>The solution offers an advanced, ultra-compact and low-energy sensor, specifically designed for dynamic thermal management and the optimum distribution of possible &#8216;hot spots&#8217; on microchips.<\/p>\n<p style='text-align: justify'>It stands out for its robust design against on-chip self-heating effects, its full compatibility with CMOS manufacturing technology and how simple it is to incorporate the sensors into very large scale integration (VLSI) circuits.<\/p>\n<p style='text-align: justify'>An associated interface that integrates with the sensor and digitalises the temperature measurements has also been developed. This implies a significant cost saving compared to previous sensors that incorporate such analogue-to-digital conversion in their design.<\/p>\n<h4>\n                <strong>Business needs \/ application<\/strong><br \/>\n            <\/h4>\n<div class='O1' style='text-align: justify'>\n<ul>\n<li>\n<p style='text-align: justify'>Optimum design and production of integrated circuits (chips): a key factor in the performance evolution of advanced devices, from mobiles to server systems.<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Growing chip integration density, which implies an increase in the temperature densities of integrated circuits (on-chip &#8216;hot spots&#8217;).<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Temperature management and monitoring are critical factors in chip design and, by extension, in the design of many applications: risk of degradation of the performance or reliability.<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Companies designing and producing chips are faced with new challenges in the search for thermally efficient systems that can cope with increasing device performance.<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>&#8216;Traditional&#8217; cooling solutions that affect the chip as a whole cause unnecessary overcooling, increasing the cost and size of the solution.<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Chips that include power and temperature management capabilities in their design are a focus of interest for the industry: greater capacities, high efficiency and reduced size.<\/p>\n<\/li>\n<li>\n<p style='text-align: justify'>The growing demand for longer battery life in mobile devices and the rapid adoption of such devices (16% annual growth in the use of smartphones; 500 million units forecast in 2014) require a circuit design with better power performance and efficient thermal management.<\/p>\n<\/li>\n<\/ul>\n<p style='text-align: center'>\n                    <span style='font-size: small'><br \/>\n                        <span style='font-family: verdana, geneva'><br \/>\n                            <em>&#8216;The dynamic and efficient control of on-chip temperature is a key factor in supporting the improving performance and reliability features of consumer electronic devices (e.g. smartphones)&#8217;<\/em><br \/>\n                        <\/span><br \/>\n                    <\/span>\n                <\/p>\n<\/p><\/div>\n<h4 \/>\n<h4>\n                <strong>Competitive advantages<\/strong><br \/>\n            <\/h4>\n<p>\n                <img alt='' height='296' src='http:\/\/www.upm.es\/observatorio\/vi\/gestor_general\/recuperar_archivo.jsp?id=18' style='float: right;margin-left: 10px;margin-right: 10px' width='398' \/>\n            <\/p>\n<ul>\n<li>\n<p style='text-align: justify'>Application of dynamic thermal management (DTM) techniques: energy-efficient solutions.<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Eighty-five per cent reduction in power consumption compared to earlier results (1.05-65.5 nW with conversion rates of five samples per second).<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Eighty-five per cent reduction in the size required for the solution compared to earlier results (ultra-small size: 10,250 nm<sup>2<\/sup>).<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Interface developed to digitalise the temperature measurements; it is associated with the sensor, which means a lower cost than earlier solutions involving analogue-to-digital conversion.<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Total compatibility with CMOS technology, which is generally used in the design of microprocessors, memories and signal processors.<\/p>\n<\/li>\n<li style='text-align: justify'>\n<p>Ease of implementation: it can be included in any standard cell library for the design of integrated circuits.<\/p>\n<\/li>\n<li>\n<p style='text-align: justify'>Flexibility to define the design interface according to implementation requirements.<\/p>\n<\/li>\n<\/ul>\n<h4>\n                <strong>References<\/strong><br \/>\n            <\/h4>\n<ul>\n<li>\n<p>Extensive experience in research and working with chip developers.<\/p>\n<\/li>\n<li>\n<p>Research interest in this technology solution globally, through references to publications.<\/p>\n<\/li>\n<li>\n<p>Orientation towards innovation on the part of the team promoting the solution: creation of a university spin-off and involvement in three patents.<\/p>\n<\/li>\n<\/ul>\n<h4>\n                <strong>Protection<\/strong><br \/>\n            <\/h4>\n<p>Patent granted in Spain: ES2291143.<\/p>\n<h4>\n                <strong>Stage of development<\/strong><br \/>\n            <\/h4>\n<ul>\n<li>\n                    <span style='font-size: small'>Concept<\/span>\n                <\/li>\n<li>\n                    <span style='font-size: small'>Research<\/span>\n                <\/li>\n<li>\n                    <span style='text-decoration: underline;font-size: small'><br \/>\n                        <strong>Lab prototype<\/strong><br \/>\n                    <\/span>\n                <\/li>\n<li>\n                    <span style='font-size: small'>Industrial prototype<\/span>\n                <\/li>\n<li>\n                    <span style='font-size: small'>Production<\/span>\n                <\/li>\n<\/ul>\n<h4>\n                <strong>Contact<\/strong><br \/>\n            <\/h4>\n<p style='text-align: justify'>\n                <strong>Temperature sensor contact<\/strong>\n            <\/p>\n<p style='text-align: justify'>Pablo Ituero Herrero, Marisa L\u00f3pez Vallejo<\/p>\n<p style='text-align: justify'>e: {pituero, marisa}@die.upm.es<\/p>\n<p style='text-align: justify'>\n                <strong>UPM contact<\/strong>\n            <\/p>\n<p style='text-align: justify'>Innovation and Entrepreneurship Programmes<\/p>\n<p style='text-align: justify'>Technological Innovation Support Centre (CAIT) &#8211; UPM<\/p>\n<p style='text-align: justify'>e: <span rel=\"8b312a30ae311631b8312031ac31093193312e31a33124318631313199312131c3313b31ba312831a8311831b2311a3180312031c2312b316b311b31ac31\" class=\"cryptex \" style=\"\"><span class=\"CryptexImg ctxR7neImVV1tJoTSyttUGBAuiESKXKLLyzTwJSN1lk9Z0\"><\/span><\/span><\/p>\n<div class=\"pdfprnt-buttons pdfprnt-buttons-product pdfprnt-bottom-left\"><a href=\"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/product\/11002?print=pdf\" class=\"pdfprnt-button pdfprnt-button-pdf\" target=\"_blank\"><span class=\"pdfprnt-button-title pdfprnt-button-pdf-title\">Descargar ficha<\/span><\/a><\/div>","protected":false},"excerpt":{"rendered":"<p>Maximum efficiency in microelectronics. Ultra-compact, low-energy smart sensor for on-chip temperature control: optimisation and reliability of electronic devices.<\/p>\n","protected":false},"featured_media":11001,"template":"","meta":{"_acf_changed":false},"product_cat":[2386],"product_tag":[8264,2583,8262],"comunidades-upm":[],"quien":[],"mapa":[{"term_id":41,"name":"Climate, Energy and Mobility","slug":"climate-energy-mobility","term_group":0,"term_taxonomy_id":41,"taxonomy":"mapa","description":"","parent":0,"count":60,"filter":"raw","term_order":"10"},{"term_id":37,"name":"Digital Technologies, Artificial Intelligence, Cybersecurity, 5G, Robotics","slug":"digital_technologies-ai-cybersecurity-5g-robotics","term_group":0,"term_taxonomy_id":37,"taxonomy":"mapa","description":"","parent":0,"count":83,"filter":"raw","term_order":"24"},{"term_id":75,"name":"Industry, Materials and Circular Economy","slug":"industry-materials-circular_economy","term_group":0,"term_taxonomy_id":75,"taxonomy":"mapa","description":"","parent":0,"count":87,"filter":"raw","term_order":"14"}],"disponibilidad":[],"donde":[{"term_id":1664,"name":"Integrated Systems Laboratory (ISL)","slug":"en_integrated-systems-laboratory-isl","term_group":0,"term_taxonomy_id":1664,"taxonomy":"donde","description":"La actividad del grupo cubre las diversas etapas que van desde la I+D hasta la innovaci&oacute;n, en un amplio espectro tem&aacute;tico, a fin de proporcionar soluciones tecnol&oacute;gicas en el &aacute;rea de los sistemas integrados. As&iacute;, las principales l&iacute;neas de investigaci&oacute;n son:\n&nbsp;\n\n<strong>Microelectr&oacute;nica<\/strong>: Dise&ntilde;o de circuitos tolerantes a variaciones (proceso, temperatura, tensi&oacute;n, envejecimiento, radiaci&oacute;n) y VLSI.\n<strong>Arquitecturas digitales<\/strong> espec&iacute;ficas de altas prestaciones y sobre plataformas reconfigurables (FPGAs). Aceleraci&oacute;n Hardware.\n<strong>Herramientas EDA<\/strong> para el dise&ntilde;o de sistemas electr&oacute;nicos.\nDise&ntilde;o de <strong>sistemas embebidos, redes de sensores inal&aacute;mbricos, radio cognitiva<\/strong> y aplicaciones con estas tecnolog&iacute;as, incluyendo optimizaci&oacute;n de prestaciones, seguridad y consumo energ&eacute;tico.\n<strong>Optimizaci&oacute;n energ&eacute;tica<\/strong> de centros de datos.\n","parent":0,"count":6,"filter":"raw","term_order":"0"},{"term_id":440,"name":"Laboratorio de Sistemas Integrados (LSI)","slug":"laboratorio-de-sistemas-integrados-lsi","term_group":0,"term_taxonomy_id":440,"taxonomy":"donde","description":"La actividad del grupo cubre las diversas etapas que van desde la I+D hasta la innovaci&oacute;n, en un amplio espectro tem&aacute;tico, a fin de proporcionar soluciones tecnol&oacute;gicas en el &aacute;rea de los sistemas integrados. As&iacute;, las principales l&iacute;neas de investigaci&oacute;n son:\n&nbsp;\n\n<strong>Microelectr&oacute;nica<\/strong>: Dise&ntilde;o de circuitos tolerantes a variaciones (proceso, temperatura, tensi&oacute;n, envejecimiento, radiaci&oacute;n) y VLSI.\n<strong>Arquitecturas digitales<\/strong> espec&iacute;ficas de altas prestaciones y sobre plataformas reconfigurables (FPGAs). Aceleraci&oacute;n Hardware.\n<strong>Herramientas EDA<\/strong> para el dise&ntilde;o de sistemas electr&oacute;nicos.\nDise&ntilde;o de <strong>sistemas embebidos, redes de sensores inal&aacute;mbricos, radio cognitiva<\/strong> y aplicaciones con estas tecnolog&iacute;as, incluyendo optimizaci&oacute;n de prestaciones, seguridad y consumo energ&eacute;tico.\n<strong>Optimizaci&oacute;n energ&eacute;tica<\/strong> de centros de datos.\n","parent":0,"count":13,"filter":"raw","term_order":"0"}],"infraestructura":[],"ods":[{"term_id":2249,"name":"Industry, Innovation and Infrastructure","slug":"industry-innovation-and-infrastructure","term_group":0,"term_taxonomy_id":2249,"taxonomy":"ods","description":"","parent":0,"count":129,"filter":"raw","term_order":"0"}],"origen":[{"term_id":192,"name":"Soluciones tecnol\u00f3gicas","slug":"soluciones-tecnologicas","term_group":0,"term_taxonomy_id":192,"taxonomy":"origen","description":"","parent":0,"count":278,"filter":"raw","term_order":"0"}],"familia_tax":false,"quien_tax":false,"donde_tax":false,"year":"","contacto":"ETSI de Telecomunicaci\u00f3n - UPM, Avenida  Complutense, 30, Ciudad Universitaria, 28040, Madrid","telefono":"","pagina_web":"https:\/\/www.etsit.upm.es\/","email":"pituero@die.upm.es","id_ficha_portal":"145","video":"","adjuntos":false,"adjuntos_portal":"","inf":false,"departamento":"","acf":[],"lang":"en","translation":{"en":11002,"es":11000},"_links":{"self":[{"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/product\/11002"}],"collection":[{"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/product"}],"about":[{"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/types\/product"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/media\/11001"}],"wp:attachment":[{"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/media?parent=11002"}],"wp:term":[{"taxonomy":"product_cat","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/product_cat?post=11002"},{"taxonomy":"product_tag","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/product_tag?post=11002"},{"taxonomy":"comunidad_upm","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/comunidades-upm?post=11002"},{"taxonomy":"quien","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/quien?post=11002"},{"taxonomy":"mapa","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/mapa?post=11002"},{"taxonomy":"disponibilidad","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/disponibilidad?post=11002"},{"taxonomy":"donde","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/donde?post=11002"},{"taxonomy":"infraestructura","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/infraestructura?post=11002"},{"taxonomy":"ods","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/ods?post=11002"},{"taxonomy":"origen","embeddable":true,"href":"https:\/\/www.upm.es\/recursosidi\/wp-json\/wp\/v2\/origen?post=11002"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}