|
Abstract
|
|
|---|---|
| Arquitectura inteligente implementada en FPGA | |
|
International
|
Si |
|
Congress
|
IEEE International Symposium on Intelligent Signal Processing |
|
|
960 |
|
Place
|
Alcalá de Henares (Madrid; SPAIN) |
|
Reviewers
|
Si |
|
ISBN/ISSN
|
1-4244-0830-X |
|
|
|
|
Start Date
|
03/10/2007 |
|
End Date
|
|
|
From page
|
|
|
To page
|
|
|
|
|