|
Descripción
|
|
|---|---|
| "Partial power processing" refers to some non-isolated architectures that process less power than the nominal power delivered to the load. However, they process the same or higher indirect power than the basic step-down (buck) or step-up (boost) cells. Instead of using the sum of the nominal power (P out ) of each building block to compare different architectures, indirect power (P ind ) is a better metric, because there is an amount of direct power (P dir ) transferred to the load that does not add volume nor losses to the components of the circuit. The fundamental minimum possible amount of P ind for a power supply system specification is termed as differential power (P diff ).In this paper, a high level methodology based on Continuous Power Models (CPMs) and VA interpretation is used to calculate the amount of power processed by the "Partial Power Architectures" (PPAs), and it is found that at architecture level they have the same P diff as the basic non-isolated conversion cells, so it is basically a different interpretation of the ports. The basic non-isolated conversion cells, e.g., buck for step-down and boost for step-up, intrinsically have partial power processing. Nevertheless, "partial power architectures" are useful to analyze, compare and synthesize the power converters that process P diff by inductive, capacitive, resonant or auto-transformer mechanism. | |
|
Internacional
|
Si |
|
Nombre congreso
|
20th Workshop on Control and Modeling for Power Electronics (COMPEL) |
|
Tipo de participación
|
960 |
|
Lugar del congreso
|
Toronto, ON, Canada |
|
Revisores
|
Si |
|
ISBN o ISSN
|
1093-5142 |
|
DOI
|
doi: 10.1109/COMPEL.2019.8769667. |
|
Fecha inicio congreso
|
17/06/2019 |
|
Fecha fin congreso
|
20/06/2019 |
|
Desde la página
|
1 |
|
Hasta la página
|
8 |
|
Título de las actas
|
Revisiting 'Partial Power Architectures' from the 'Differential Power' Perspective |